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` I .	 I NTP.ODUCTI ON
This quarterly report will discuss an application of 	 the MNS variable
- threshold transistor,	 a	 transient solution of the charging current,	 some ele-
ments of device fabrication,	 and a summary of a technique for the predication
- of charge storage at the I 2 -I 1	interface.
For the application of the memory transistor a "learning machine"
was constructed that utilizes
	 the charge stored in the gate structure to con-
trol
	
the
	 threshold vo .l.t.age	 tha t ,	 in	 turn,	 can be used to influence a	 series
of logic functions.	 The output of these
	
logic functions consists of a
"reward" and a "punish" decision. 	 It is shown that	 :earning can be accomplished
_ "trainer".even by an imperfect	 The only requirement of the trainer is that
he make more correct decisions than incorrect decisions.
The transient solution for the charging current in a MI 2 I 1 S structure
has been accomplished by an analog computer.	 The analog computer has solved a
- differential equation that was	 formulated from an electrical equivalent circuit
of the device structure.	 ThiE	 result compares favorably with an approximate_
mathematical
	
solution.
The remaiAder of this report presents 	 some processing results and a
summary of the method of charge storage prediction.	 It is demonstrated that 	 3
thermal oxide interface is more desirable than one grown pyrolytically.
II.	 A MATHEMATICAL MODEL OF "STUDENT" TYPE DEVICES
A.	 Introductory Remarks
An electronic device,	 "Student-001",
	
has	 recently been constructed
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at SRRC in order to demonstrate the use of MNS variable threshold transistors
in circuits which appear to learn from experience. Upon being stimulated by
the flipping of a switch, the device responds by lighting or not lighting a
lamp. The device is then rewarded or punished (through switches) in order to
encourage or discourage its most recent response.
Although no systematic experiments have beery performed, several users
of the devices have been convinced that Student-001 learns, statistically speak-
ing, from its training. The object of this report is to provide a mathematical
1 model for the device acid its immediate logical extensions whereby their behavior
may be predicted quantitatively, and experiments may be designed and further ex-
tensions planned.
IB. The Single-Light Student
A single-light student's light is controlled by a variable: threshold
transistor whose input voltage, v i , is randomly generated by a sampling circuit
(activated by the "stimulate" switch) from a uniform distribution between vil
and viu . The light is turned on if the input voltage is exceeded by the threshold
voltage v t , that is, if v i < v t . The threshold voltage is altered by the
"reward" and "punish" switches in such a direction as to raise or lower the
probability of repeating the most recent response.
iFor instance, if the desired condition is "on", then an "oii" response
will lead to "reward", which raises v t , say by an amount p v t ; if the response
was "off", then the "punish" switch culd likewise raise v t by p v t . Conversely,
if the desired condition is "off", then responses of "on" and "off" will lead
respectively to punishment and reward, both of which will lower v t by an amount
6-V t .  The threshold voltage ranges between upper and lower limits, v tu and vtl.
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These may be adjusted to lie outside, on, or inside the corresponding input
voltage limits; suppose for the present that they coincide, that is, vtu 
u viu'
and v
tl	
vil' suppose also that p v  = p V  = pvt.
Let the instantaneous state of the student be described by the probabil-
ity that at the next stimulus the light will go on, let the goal variable g be
defined by
g = 0 if desired response is "off"
of	 to	 to	 „	 of on"
and let m = v
ie - V 1 . 
Here v t is being quantized to m discrete values. But
AV
t
since
p = Pr (v1
 < vt )
(1)
= Prtvil 5 v i < vt}.
and by the assumption of the uniform distribution of v i over the interval
[vii, viu,
p =
V  - vil	
(2)
v iu	 vil
Thus p also is being quantized into m intervals, each defining a state of the
Student.`
A continuous analysis of student could certainly be carried out. The quan-
tization, however, is convenient for the sake of exposition, especially in the
malti-dimensional case.
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FIG. 1( a) State diagram of a one -dimensional student.
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FIG. 1(b) Student of Fig. 1(a) with unequal input and
threshold voltage limits.
A state diagram of a one-dimeasional Student is shown in Fig. 1a.
Figure lb depicts the same Student but with
vtu Viu - AV 	 ( 3)
and
vt i 
= V  I - 26vt .	 (4)
It is clear that the state-diagram structure remains essentially the same. Only
the number of states and their labels are altered when the equality of voltage
limits is relaxed.
Another useful description of these processes is the transistion matrix
shown in Fig. 2.
1-g	 g	 o	 0	 0',
1-g	 o	 g	 o	 0
o	 i-g o	 g
M =
	
0	 0	 1-g 0
0	 gi
0	 0	 1-g g
Fig. 2. Transition Matrix for State Diagram Structures of Figs. la, b.
Since all entries are non-negative, and the row sums are unity, this matrix
describes a Stochastic (or Markov) process. For g, either 0 or I, the process
has an absorbing state (either the first or last), and is connected to this state
in the sense that it can be reached from any other. These conditions are
sufficient to confirm mathematically the physical intuition that if g is held
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fixed for a sufficiently long time (at most m trials), the process will enter
and remain in the intended stable or absorbing state. In other words, the
Student will learn in m or fewer lessons. Obviously the fastest learning occurs
when nFl.
Stochastic Training
The foregoing analysis has dealt with a perfect, or deterministic
trainer. It is also instructive to consider an imperfect, or stochastic trainer,
I-	 who sometimes errs in his reward or punishment of the Student. The simplest
instance of such a trainer is one who errs with probability 1 -q, independently
of his history :and of the Student's state). In terms of the transition matrix
M of Fig. 2, in training the light to go on, the trainer at each trial chooses
g = 1 with probability q.
It can be shown algebraically that for the purpose of this analysis
that this is equivalent to substituting g 	 q in the transition matrix. Heuristi-
cally, this is explained by saying that instead of flipping a biased coin to
determine which deterministic transition matrix is to apply to the Student, the
trainer lets the Student flip the coin and make the appropriate transition.
With g = q, it can be confirmed that the stationary distribution
vector s of M, that is, the unique stale occupancy distribution s, is such that
sM = s ,
is given by
1-r	 m m-1	 1 gl	(S)
s=	
m+l r
	 r	 r, 1	 r=	
q 
I.
1-r	 1
1
I
This means that after many trials the Student achieves a geometric state
occupancy distribution, whose maximum occurs in the last state (the desired one,
where the probability of lighting is pm = m = 1), with a value there of
1-r	 r = 1— --	 (6)
m+1
The probability, after many trials, of the Student responding correctly is
found by summing the correct response probabilities in all the states, weighted
by the state occupancy probabilities:
_	 m	 m	
i (1-r)rm-i	 (7)s = EP
	
i=op1 i	 i=o m (1-r1)
m-(1+m)r+rm+l
m(1-r)(1-rm+l)
If q > 2 , then r < 1, and the probability p of correct response approaches 1
as m grows large. This implies that by choosing the threshold voltage increment
size sufficiently small, the Svid ent will learn to give the correct response
with probability arbitrarily close to 1 after many trials, despite the imperfect
trainer. (The trainer, however, may not be so imperfect as to train incorrectly
more often than not.) The formula given above for p can be used to find the
Student's ultimate probability of correct response for arbitrary voltage
quantization and trainer error rate.
C. Electrical Description of "Student"
The one-light Student, Fig. 3, comprises three sections. These are
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FIG. 3 Student 1-001 MNS-VTT learning system.
the stimulus generator, the threshold storage and response unit, and the con-
ditioning unit. The stimulus generator consists of a free-running multi-
I
vibrator with a frequency of approximately 1 kHz whose output is clipped and
used to drive a series RC integrating circuits: The capacitor in the integrating
circuit is connected-to the resistor through a double-throw switch marked
"STIMULATE". When this sivitch is thrown the voltage appearing across the capa-
citor is held and transferred to the input of the threshold storage unit.
The threshold storage and response unit contains an MNS-VTT at its
input. This element stores the present learning threshold in its gate insulator
region. If the voltage transferred to its gate by the stimulus switch is more
negative than the stored threshold, the MNS-VTT conducts and sets a flip-flop.
The output of the flip-flop drives a lamp. Gonductioa of the MNS-VTT is in-
dicated by illumination of the lamp. A second transfer contact on the "STIMULATE"
switch is used to prevent the flip-flop from being set when the voltage-transfer
capacitor is not connected to the MNS-VTT gate. The flip-flop is reset by mo-
mentarily activating its resetting input by means of the "reset" switch.
The conditioning unit contains logic elements which determine whether
to apply a positive or a negative pulse to the gate of the MNS-VTT, ;used upon
whether an impulse is received from the "reward" or "panisn" switches and upon the
state of the flip-flop. L.ese pulses are shaped by single-shot multivibrators
and used to drive the common-output, high-voltage, pulse generators which
connect to the MNS-VTT gate circuit.
Power is supplied .o Student by internal batteries and is controlled
1
by the two power switches on the front panel.
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III. ANALOG COMPUTER SOLUTION FOR THE CHARGING CURRENT IN AN MI 2 I 1 S CAPACITOR
A. Device Transient Measurements and Model Correlation
The MI2 I 1 S Lapacitor can be represented by the simplified electrical
equivalent shown in Fig.4 . If the device is pulsed with a continuous chain of
V
pulses with the same polarity,then a steady-state situation is reached where the
interface between I 1 and I2 can no longer accept charge. When this condition
has been established, the current generator, i l , becomes inoperative, i.e., i 1 = 0.
For this special case the electrical equivalent may be represented as shown in
Fig. S.
For the case where it is operative, the solution for i t as a function
of the measurable voltage v  is
Co) dvD v 	 dVa 1
i t =C1 1+C
	
dt+RC -__
	 (8)
I	
Idt
where,
C1Ca
CI=C1+C2 .
When i t is no longer operative, Eq.(8) reduces to
dV
appl
	 Coy dvD
	 VD
dt	 I + C I dt +RCI
In order to minimize the uncertainties in the response of this device, the applied
voltage pulse train consisted of well defined ramp functions and the output capa-
citance was deliberately increased by 100 pic.ofarads. The solution for v  with a
(9)
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ramp excitation is,
t
vp = KRC 1
 1- 6 R(Co 1)
	
(10)
where,
K is the slope of the ramp excitation
K = -0.33 x 106 Vjsec
R = 106 ohms
The measured response ij shown in Fig. 6. The response shown in this figure can
be represented by the equation
v0
 = 0.28 1 - e 13.6 
x 10-6 	(11)
Since R and K are relativel y well known it is then possible to determine C 1
 and
Co
 using Egs.(10) and (11:.
C1
 = -0.28 = 8.5 x 10-12 farads
(12)
Co = 13.6 Rx 10-'_ 
_ C1 
= 127.5 x 10-l ' farads .
The value calculated for C 1 corresponds identically to that measured using a
capacitance bridge. The value for C o is higher than the external 100 pico-
farads.since it also includes probe capacitance and additional interface capa-
citance from external circuitry. The primary reason for this calculation is
that it establishes the fixed parameters in the model.
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FIG. 4 Electrical equivalent of MI2I IS capacitor.
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FIG. 5 Electrical equivalent of MI 2I IS capacitor with i t dormant.
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FIG. 6 Measured vp (t) with a negative ramp input.
B. Transient Measurement with i t Operative
By resetting the device with a positive pulse before the application
of the negative ramp, it is then possible to observe the effect i t has on the
s
measured response v D . This is shown in Fig. 7, By approximating this response
by two linear equations it is possible to calculate i t and then to compare it
with an analog computer solution. The analog computer was described in the last
quarterly report. For t < 24 µs, v  may be approximated by
v  a -1.13 X 1 +4 t.	 (13)
and for t > 24 µs,
vD -- -0.27 V.	 (1.4)
Using these approximations for vD , il, may be calculated using Eq. (8).
e
	 it N 3.06 x 10 -6 - 0.266t (for t < 24 ps)	 (15)
i t
 
;t, -0.26 X 10-" for t > 24 µs	 (16)
A plot of these results is shown in Fig. 8. The i l (t), as calculated by Lhe
analog computer is also shown in this figure. There is a discrepancy between,
the two curves for t > 24 p,s. This could be due to the effect of the approxima-
tion made for the mathematical description of v  end the inexactness of the
{	
equivalent components used in the analog computer.
t
C. Conclusions and Further Study
It appears that the two layer representation of the MI 2 I 1 S capacitor
- 10-
0-0.1
vp
-0.2
-0.3
3.0
2.0
1.0
0
-1.0
-2.0
-3.0 d
-- Measured
FIG. 7 Response of device to a negative ramp with a
positive reset pulse.
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FIG. 8 Calculated and measured i t
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as shown in Fig. 4 is valid. By integrating i t (t) with respect to time, it is
possible to obtain the charge transferred into the insulator interface and re-
late :his to an offset voltage. The offset voltage calculated in this manner
has been compared to that determined by a C-V plot and the two values are in
good agreement.
The analog computer ne-Is further refinement and adaptability features
to facilitate component changes to correspond to device parameter changes. It
is also possible that semiconductor space charge effects are influencing the
device response. If this is the case then special measurement techniques must
be devised that will eliminate this nonlinear dependence. The dependence of
the device response en duty cycle variations and pulse magnitude variations
needs further study.
IV. DEVICE F4,BRICATION
Two sets cf memory transistor slices were processed using silicon
nitride deposited in a hot wall furnace at 7500C. Since work in a cold wall
system indicated that a very thin oxide at the interface gave lower threshold
voltages and more reproducible results, slices were run in the hot wall with
pyrolytic and thermal oxide interfaces. The gate structure was the same for
1
both sets; 50 , of oxide, 200 A of silicon nitride and 800 p of oxynitride.
The set of transistors processed with the pyrolytic oxide interface
gave the following results when subjected to a 10 msec positive and negative
50 li pulse.
Lot No.	 Original VT VT (+50 volt) VT (-50 volt)
L-6-1 -8.0 -5.5 -6.0
L-12-1 -4.0 +2.0 -2.0
L-12-2 -4.0 -2.2 -4.0
L-14-1 -10.0 -10.0 -9.0
L-16-1 -10.0 -5.0 -9.0
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These results indicate that there is a sufficient oxide thickness at the inter-
face to lower the threshold voltages, but a thinner oxide interface is necessary
to maintain a maximum total shift on pulsing.
The second set of transistors was processed with a thermal oxide
interface to give the following results.
Lot No. Oriainal VT VT (+50 volt) VT (-50 volt)
L-16-2 -6.0 -4.5 -15.0
L-18-1 -2.0 +2.0 -11.0
L-18-2 -1.0 +8.0 -11.0
L-21-1 -4.5 -8.0 -11.0
This set shows more reproducibility and better shifting characteristics.
Further work will be continued with thermal oxide interface in the hot wall
furnace as well as the cold wall system. Additional work will also be done to
obtain more processing control of the interface prior to nitride depositions.
V. CHARGE STORAGE PREDICTION FROM J-E CHARACTERISTICS
In this section we will discuss an approach shot •iing that the storage-
bias behavior (VFB vs Vappl) for an MI l I aS device can be approximated without
a detailed knowledge of the individual. J-E curves, so long as one layer can be
assumed to be much more conductive than the other.
The physical principles which govern the device performance are
Kirchoff's law, displacement vector continuity, and current continuity:
E2 (d-x) + E l x	
= VaPPl	
(17)
E2 ec - El
 e,	 it	 = 0	 :18)
E2 Y2 (E2 ) - El y(El )	 = 0	 (19)
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where x and d-x are the thicknesses of layers I 1 (contiguous with the silicon),
and Ia (contiguous with the metal electrode) and el and 92 are the respective
permittivities. The symbols y l ( Ej ) and y2 (Ea) are the functional conductivities
of each layer. Even though y l (El ) and y2 (Ea) a:•e not known the equations may
still be solved for E1 , Ea and Q (the charge density stored at the interface):
El
 =	
VY2 (E2)
	
(20)
xY2 (E2
 ) + ( d-x)Yl (El )
Vy, (El
 )
E2	
xY2 ( E2 ) + ( d-x )y, k'Y,	
(21)
V[Yl (El ) a2 
-
 y2(E2)el]
Q = -. 	 (22)
xY2 ( E2 ) + (d-x)y, (El )
These are the fields and the charge that will obtain when a voltage Vappl
has been applied to a MI 1 I 2 S system for -, time long enough so that equilibrium
is established. The equilibrium value of these quantities is independent of
any charge that may initially have been stored in the device.
Let us now assume that Yi (E, )»Y2 (E2 ) for any El and Ea and that
d-x sa x. Then Eq. (22) becomes
tr
o = apple2	 (23)
d-x
But the flat band voltage (VFB ) which can easily be measured, is related to
a 
by V 
_- Q d—x . Therefore, Eq. (23) becomes
FB	 92
VFB	 Vappl .	 (24)
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Thus, in this approximation, the storage-bias relation has a slope equal to
unity and is independent of the device dimensions.
A device with a highly conducting silicon nitride layer next to the
silicon (Id and a less conducting layer of oxyn ; tride on top (I 2 ) was fabri-
cated with the initial dimension as shown in Fig. 9 . The V FB vs Vappl re-
lation is plotted fo: several thicknesses of I s , obtained by step etching. The
curves show a linear relation with the slope close to unity and independent of
the device dimensions. The deviation from unity slope is probably !f_c to decay
of stored charge that takes place during the interval between the removal of the
storing bias and the application of the bias that senses VFB , The storage-bias
relation was also obtained for another MI 2 I 1 S device in which the I 2 layer was
pyrolytic silicon dioxide instead of oxynitride, as in the previous device. This
sample also indicates that the approximation gives a good description of the
device performance;
At this point the explanation for the saturation of VFB with increasing
Vappl is not clear. Also, the curves shown indicate the storage-bias relation
for a negative applied voltage only. In the positive polarity, the V FB vs V
appl
relation is not linear, indicating that refinements are required for this simple
i
approach.
VI FUTURE WORK
As has been demonstrated in this report, a novel application of a
variable threshold transistor was possible. With further application studies,
many more "untapped" uses may be uncovered. Since there is some linear dependence
of VT
 on the gate bias, many analog storage applications are feasible. Within
t	 the framework of this contract, however, no further work on adaptive ,ircuits
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is contemplated. The two layer model of the gate structure has been verified
and it will be possible to incorporate an electrical equivalent circuit of the
device in any general analysis, Work on a solution for the charge transient is
being confirmed.
Since the device characterization depends on a knowledge of the
device parameters, further work will be done on the control of processing
parameters, such as layer thickness contrcl and surface treatments prior to
the deposition of both layers.
I- l"5 --
NEW TECKNOLOGY APPENDIX
After a diligent revie%% of the work performed under this contract,
no new innovation, discovery, improvement or invention was made.
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